Abstract. In this paper, through the research of JPEG-LS encoding algorithm, the algorithm is implemented with FPGA chip XC4VSX55-12ff1148, which is implemented on the ise14.7 development platform of Xilinx company. The algorithm adopts modular design idea，from the image data collection and storage, variable update, Golomb encoding, regular mode encoding, run length mode encoding, encoding output and storage to achieve modular, each module is described in VHDL language. Finally, the coding rate, synthesis rate and chip utilization of single image coding are obtained.
gradient value is 0 or all NEAR (near the lossless compression ratio control factor), the run length coding mode is selected. Otherwise, the normal mode code is selected. Figure 1 coding mode selection structure Implementation of Conventional Mode Coding. If you enter the normal coding mode, according to the prediction, prediction error coding, variable update three steps to carry out.
Before we make the forecast, we will quantify and merge the gradient values obtained above. This is to reduce the number of contexts. After entering the forecast, we will complete the following four steps:
Step1: boundary detection, that is, calculate the predicted value Px; Step2: Predicted value correction, the value of Px is corrected, Px value should be constrained in [0 ... MAXVAL], MAXVAL is the maximum possible value of an image;
Step 3: Predictive error calculation, where the prediction error is e, the actual image sample value is Ix, then e = sign (Ix-Px), sign = {-1,1};
Step4: Predictive error quantization and reconstruction value, at NEAR = 0, reconstruction value Rx = Ix, at NEAR> 0, quantify e, quantize and then rebuild Rx.
After the determination and quantization of the predicted value is completed, the coding error of the prediction error is Golomb coding. The coding process is completed in three steps:
Step Run scan: scan the image data, the first line scan, the actual value of x xx, ABS (Ix-Ra) <= NEAR, then continue to scan, and run length n plus 1, a line scan is completed, the interrupt scan;
If the run is terminated at the end of a line, the output codeword is '1' if n> 0, and then a value is taken to perform a code similar to Golomb; if the run length is n = 0, Run Interrupt Code: If the run is not at the end of the image, the new interrupt value is encoded (similar to Golomb's encoding).
After the end of the run code also need to follow the normal mode code to update the relevant variables.
Implementation of Key Technologies in JPEG -LS Remote Sensing Image Coding Algorithm
JPEG-LS coding algorithm is clear and easy to implement in hardware language. In the FPGA implementation, the modular design idea is adopted, which can be divided into the following modules: data cache module, location of image data and establishment of context model; gradient calculation Module, complete the calculation of the gradient value of the context model, and the selection of the coding mode; the conventional coding module, the run length coding module and the updating module of the parameters. The whole algorithm uses the pipeline in the realization of the FPGA, while the local use of parallel design, both to reduce the depth of the water, but also improve the coding efficiency of the system [7] , in the use of VHDL language to achieve the algorithm, the coding process 2 shows: [8] , are used to update the variables at any time. fifora used to store the results of the uplink coding for the current line of coding to provide b, c, d data, the encoding of each data can be sent to the FIFO in a timely manner, so that the timely update of the data. fifostream The bitstream data used for temporary caching.
Conventional Encoding Module. The design of the main module (including conventional coding and run-length coding) in a process to achieve, because the need to use the previous data coding to calculate the context, which constitutes a feedback, so the use of state machine to complete, first through the gradient of the operation to determine the entry The normal mode code or enter the run mode code, the judgment process in the state S0, S0 also calculate the value of SIGN.
In the use of VHDL language to achieve the normal mode coding, the use of state machine to achieve, the state jump as shown in Figure 3 Run 2 is basically the same as the conventional encoding, except that the value of Q is 365 or 366, and is not described here. Runtime 2 status jumps as shown in Figure 8 :
S9 S11 S141 S16 Figure 5 The state jump graph for Run 2
Simulation and Synthesis Results
In this paper, the JPEG-LS coding algorithm based on FPGA is used to perform the system-level and module-level pre-simulation and post-simulation, and the simulation waveform is obtained by using Modelsim software with the image with precision of 10, high 1024 and width of 256 as input test image. Continuous input of the test image data, the simulation results are shown in Figure 6 : Figure 6 Image Input Test Results The encoder is mainly responsible for a sub-image compression coding, ise14.7FPGA development platform in the XC4VSX55-12ff1148 chip integrated after the ENC module configuration shown in Figure 7 : Figure 7 JPEG-LS encoder integrated chip configuration diagram The main port is described as follows: dataout8 (7: 0) Output stream data; datain (10: 0) Encoder input data; addr (17: 0) Encoder input data corresponding address Table 1 lists the JPEG-LS encoding algorithm in the FPGA chip XC4VSX55-12ff1148 on the realization of the use of hardware resources, and the speed of coding that is a time required to compress an image. encoder is only 17%, the system occupies less area, has optimized the area, and can expand some other functions on the chip.
Conclusion
In this paper, Xilinx XC4VSX55 chip is used as the hardware implementation platform, and the hardware description language VHDL is used to realize the JPEG-LS coding algorithm. The modular design idea is adopted, and the pipelining design method is adopted on the whole system, and the parallel processing And improve the data throughput of the system, and can take full advantage of XC4VSX55 chip internal resources to achieve the design of the area for the hardware to achieve lossless compression provides a solution. In the realization of coding, XC4VSX55 chip with only 17% of the resources, but also in this on the basis of other functions to achieve the expansion, such as image data, multi-channel parallel input, improve image compression efficiency.
